StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

Principal SoC Design Verification Engineer

Jobot - Irvine, CA

Apply Now

Job Description

SoC Design Verification Engineer Needed / Semiconductor / IrvineThis Jobot Job is hosted by: Kevin SzilagyiAre you a fit? Easy Apply now by clicking the ''Apply Now'' button and sending us your resume.Salary: $160,000 - $180,000A bit about us:If you are a Principal Design Verification Engineer, this opportunity is for you. Rapidly growing ultralow-power wireless semiconductor startup with headquarters located in San Diego in addition to offices in Irvine and San Jose. We are developing complete wireless solutions with significantly differentiated power dissipation/performance tradeoffs. Our innovative technology also dramatically improves wireless product flexibility and ease-of-use for product developers. We are looking for driven candidates to join our fast-paced and motivated team to drive excellence in our 5G products.The worlds lowest power wireless IoT semiconductor platforms.Why join us?Great working environment with amazing pay and benefitsJob DetailsKey Responsibilities Include: Construct IP, SoC level test benches using verification components developed at the IP level. Test bench architecture for random/directed testing, stimulus generation, and checking to include custom and off the shelf VIP/UVCs. Develop and execute SoC verification plans focused on IP block interoperability and SOC/System level. Develop and execute verification plans based on design specifications and collaboration with architects and designers. Construct HW/SW Co-VerificationJob Requirements:Master''s degree in engineering (or equivalent).10+ years of experience in design verification - Proven experience in full chip verification from test plan development to tape-out sign-off.Experience constructing chip-level System Verilog and UVM test bench environments, writing System Verilog Assertions (SVAs), with embedded software design and test.Experience executing block or chip-level verification plans.Experience with HW/SW Co-Verification - Developing test benches, test cases/use-cases, APIs, their execution, and debug.Excellent debug skills, with experience debugging RTL in block and/or chip-level environments.Desirable Skills: Prior ARM or similar System on a Chip (SoC) product development experience Good knowledge and understanding of wireless technology standards and protocol stack software Experience with the product development lifecycle from inception and design to bring-up, optimization, verification and commercialization Experience using Git and Jira tools, and knowledge of modern software development flows e.g. Agile / LeanInterested in hearing more? Easy Apply now by clicking the ''Apply Now'' button.

Created: 2021-11-29

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.