Digital HW Architect and Designer
Keysight Technologies - Santa Clara, CA
Apply NowJob Description
OverviewKeysight is on the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~15,000 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more about what we do.Our award-winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.ResponsibilitiesDigital HW Architect and DesignerAs a digital architect and designer, you join a high-performance R&D team located primarily in Santa Rosa, CA and partnering closely with teams around the globe. Our team is a key part of Keysight's central research and development organization - Keysight Laboratories. Our team helps create, validate, and implement technology involving high performance digital baseband, Keysight's next generation ASICs, analog and digital phase-lock-loop structures and microwave/mm-wave solutions. Your focus will be on digital architectures and designs including timing and synchronization for complex solutions.QualificationsRequired SkillsBS, MS or PhD in Computer Science, Electrical Engineering or Computer EngineeringMinimum of 8 years relevant job experience or education beyond a bachelor's degreeProven experience in driving architectures for digital hardware solutionsStrong collaboration skills with cross-organizational teamsProficiency in PCIe and other common digital bus standardsFamiliarity with modular systems (such as PXIe)Knowledge of techniques for time and phase alignment in digital systemsExpertise in hardware circuit board design of digital assemblies, including FPGAs and DRAMSelf-motivated, quick learner with excellent analytical skillsStrong teamwork and interpersonal skillsFlexibility, adaptability, and eagerness to push technical boundariesExcellent written and verbal communication skillsDesired SkillsExperience with electronic test and measurement equipmentFamiliarity with common computer-on-module standardsKnowledge of signal integrity simulation and measurement toolsExperience with object-oriented programmingStrong understanding of FPGA techniques for clock phase rotation and time alignment of data streamsExpertise in techniques for time synchronization and phase alignment across multiple instrumentsFamiliarity with the latest FPGA tool flows and design methodologiesVisa Sponsorship is not available for this position. Candidates who now or at any point in the future require sponsorship for employment visa status (e.g., H-1B Visa status) may not be considered.California Pay Range: MIN $134,950- MID $179,930- MAX $224,920 AnnuallySalary is based on experience, education and skills, most offers will be between the minimum and the midpoint of the Salary Range listed above.Note: For other locations, pay ranges will vary by region.This role is eligible for Keysight Results Bonus ProgramUS Employees may be eligible for the following benefits:- Medical, dental and vision- Health Savings Account- Health Care and Dependent Care Flexible Spending Accounts- Life, Accident, Disability insurance- Business Travel Accident and Business Travel Health- 401(k) Plan- Flexible Time Off, Paid Holidays- Paid Family Leave- Discounts, Perks- Tuition Reimbursement- Adoption Assistance- ESPP (Employee Stock Purchase Plan)Careers Privacy Statement***Keysight is an Equal Opportunity Employer.***Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.#LI-MED1 #J-18808-Ljbffr
Created: 2025-09-17