StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

Sr. Staff Formal Verification Engineer

Groq - Palo Alto, CA

Apply Now

Job Description

Overview Sr. Staff ASIC Formal Verification Engineer at Groq. Mission: This position will focus on formal verification of Groq’s next generation hardware. Through this work term, the successful candidate will work alongside experienced engineers to help verify complex digital designs using formal verification techniques and tools. You will be involved in tasks ranging from setting up formal verification environments, running automated checks, debugging formal proofs, and supporting the integration of formal verification tools into the overall verification flow. Responsibilities Verify hardware features of Language Process Unit (LPU). Cross-functional Collaboration: Partner with architecture/RTL teams to specify properties, resolve deep design issues, and influence micro-architecture decisions. Leverage and unleash the power of formal verification to rigorously verify critical design properties and ensure compliance with specifications, as well as minimize spec ambiguities. Debug findings and collaborate with stakeholders in an efficient manner. Support silicon bring-up and debug using formal methods where it applies. Methodology Leadership: Develop and implement advanced formal verification environments and methodologies for complex ASIC designs, including automated flows for scalability and efficiency. Mentorship: Train and coach junior engineers on formal techniques and best practices; Help on methodology/FAQ documentation. Innovate. Contribute to developing future verification strategies for validating future accelerator chips and hardware architectures for ML workloads. Qualifications Required Qualifications: BS degree in electrical engineering, or related fields, or equivalent practical experience; advanced degrees (MS or PhD) is a plus 10+ years in ASIC verification with 5+ years focused on formal verification methods Mastery of SystemVerilog Assertions (SVA) and formal property verification Proficient on at least one popular formal verification tool in the industry (JasperGold, VC Formal, etc.) Strong analytical skills and attention to detail when debugging complex issues Good scripting skills for flow automation (tcl, python, etc.) Good written and oral communication skills Must be authorized to work in the United States or Canada Preferred Qualifications Proven success in full-cycle formal sign-off for complex compute blocks Expertise in formal apps: sequential equivalence checks, datapath, connectivity, etc. Deep understanding of LPU or GPU architecture/design Attributes Of a Groqster Humility - Egos are checked at the door Collaborative & Team Savvy - We make up the smartest person in the room, together Growth & Giver Mindset - Learn it all versus know it all, we share knowledge generously Curious & Innovative - Take a creative approach to projects, problems, and design Passion, Grit, & Boldness - no limit thinking, fueling informed risk taking If this sounds like you, we’d love to hear from you! Compensation At Groq, a competitive base salary is part of our comprehensive compensation package, which includes equity and benefits. For this role, the base salary range is $206,000 - $290,000, determined by your skills, qualifications, experience and internal benchmarks. Job details Seniority level: Mid-Senior level Employment type: Full-time Job function: Quality Assurance Industries: Semiconductor Manufacturing #J-18808-Ljbffr

Created: 2025-09-17

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.