FPGA Verification Engineer
UST - Mountain View, CA
Apply NowJob Description
Overview FPGA Verification Engineer / Technical Lead II – VLSI role at UST. The candidate will work on verification of complex FPGA designs, ensuring functionality, performance, and reliability, and collaborate with design engineers to develop verification plans, identify and debug issues, and contribute to overall product quality. Role Description FPGA Verification Engineer • Technical Lead II – VLSI The Opportunity Develop and execute comprehensive verification plans for FPGA designs. Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog). Write and debug test cases to verify functionality, performance, and corner cases. Perform code coverage and functional coverage analysis. Identify and debug issues, working closely with design engineers to resolve them. Document verification results and provide clear and concise reports. Participate in design reviews and contribute to the overall verification strategy. Stay up-to-date with the latest verification methodologies and tools. This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required. What You Need Strong understanding of FPGA design principles and architectures. Proficiency in SystemVerilog and UVM verification methodology. Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS). Knowledge of code coverage and functional coverage analysis. Excellent debugging and problem-solving skills. Strong communication and collaboration skills. Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. 3+ years of experience in FPGA verification. Experience with scripting languages (e.g., Python, Perl). Familiarity with hardware description languages (e.g., VHDL, Verilog). Skills: FPGA, RTL, UVM, SystemVerilog, VHDL, Verilog. Compensation & Location Role Location: California Compensation Range: $101,000 - $152,000 Note: Compensation can differ based on location, role, skill set, education, and experience. Benefits Full-time employees accrue paid vacation, sick leave, holidays, and may participate in the 401(k) retirement plan with employer matching. Medical, dental, and vision insurance are available, along with life insurance, accidental death and disability insurance, and disability benefits. Various health account options (HSA/FSAs) may be available. Benefits vary by location. What We Believe We proudly embrace the values of Humility, Humanity, and Integrity. We strive for a people-first, human-centered culture that prioritizes sustainable solutions and keeps our people and clients at the forefront of decisions. Equal Employment Opportunity Statement UST is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected characteristics. We consider applicants with arrest or conviction records in accordance with state and local laws and fair chance ordinances. Additional Information #UST • #CB #J-18808-Ljbffr
Created: 2025-09-17