StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

Mainframe Performance & Capacity Engineer

AceStack LLC - Atlanta, GA

Apply Now

Job Description

Role: Mainframe Performance & Capacity Engineer Location: Atlanta, GA Fulltime Job Description Must Have Technical/Functional Skills Proven experience in mainframe performance monitoring, observability, capacity management, and data analysis Proven experience resolving systems performance problems in real-time via adjustments to WLM and batch initiators Proficiency in REXX/Python, Job Control Language (JCL) & DB2 Strong understanding of Batch Processing and Job Scheduling Deep expertise with SMF/RMF data, WLM service definitions, and z/OS workload behavior Roles & Responsibilities Lead performance and capacity management initiatives across complex IBM z/OS environments. Monitor real-time z/OS system health and performance across CPU, memory, DASD, and WLM-managed workloads Advanced knowledge of IBM zEnterprise hardware, RMF, SMF, SAS, MXG and related tools Experience with SYSPLEX design, WLM policy tuning, and PR/SM optimization of GP & zIIP configurations Collect and analyze system performance data to generate reports and dashboards Develop and implement performance tuning strategies by recommending changes to service definitions, dispatching priorities, and workload placement Contribute to capacity planning by forecasting and modeling workload resource demand & capacity requirements Support cost modeling, vendor reporting (SCRT), infrastructure sizing and resource optimization efforts Participate in on-call rotation for 24/7 support of critical systems.

Created: 2026-03-04

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.