StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

Signal Integrity Engineer - DDR4/DDR5

Talentry - San Jose, CA

Apply Now

Job Description

Job DescriptionJohns Creek, GA or San Jose, CAAbout the RoleWe are a leading provider of chip and silicon IP solutions, seeking an exceptional Senior Engineer with signal integrity and package design expertise to join our Memory Interface engineering team. This full-time role involves developing products that boost data speed and security. Reporting to the VP of Engineering, you'll focus on SI/PI modeling, analysis, and simulations for high-speed DDR applications up to 12800+ MT/s.Key ResponsibilitiesDevelop SI/PI methodologies; collaborate on studies and package designs for DDR products.Define specs and requirements (e.g., packaging, PCB routings, decoupling, simulations, jitter analysis) with design/validation teams.Guide design team via SI/PI studies, simulations, and correlations for top SI performance (e.g., optimal RMT scores).Partner with customers on optimal SI/PI solutions.Support debug and lab bring-up.RequirementsQualificationsMS/PhD in Electrical Engineering; 10+ years experience, including DDR4/DDR5 focus.Experience simulating high-speed memory (DDR4/DDR5) and/or SERDES.Strong in EM and transmission line theory.Expertise in equalization (FIR/FFE/DFE/CTLE).Proficient in package/PCB design: editing APD/Allegro files, SI/PI-driven BGA, system simulations.Hands-on correlation of simulations with lab measurements (scopes, TDRs, VNAs).Desirable: Server system knowledge (CPUs to DRAMs); crosstalk/jitter in source-synchronous interfaces for low BER.Skilled in Spice, ADS, HFSS, Q3D/PowerSI.Plus: RedHawk/Totem, XcitePI, Virtuoso familiarity.Valued: Lab experience with passive components, margins, noise (scopes, VNA/TDR).Preferred: Basic high-speed link circuit knowledge.Excellent communication, writing, presentation skills for customers/teams.Innovative, self-motivated team player with leadership.BenefitsHybrid: 3 days/week in officeCompensation:Johns Creek, GA: Base midpoint ~$180K; Bonus 20%; RSUs $80K-$160K.San Jose, CA: Base midpoint ~$210K; Bonus 20%; RSUs $92K-$184K.If you're a technical expert in SI/PI, EM simulation, transmission lines, and lab tools like ADS/HFSS/PowerSI, apply now. Push high-speed memory boundaries with us!

Created: 2026-04-02

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.