Cellular SoC Static Timing Analysis Engineer

Role Number: 200628785-3543 Summary Do you have a passion for invention and self-challenge? Do you thrive on pushing the limits of whatu2019s considered feasible. As part of a world class modem team, you'll be at the heart of chip design Apple recently announced first in-house 5G modem platforms, the C1 and C1X, designed to deliver industry-leading connectivity performance, improved energy efficiency, and seamless integration with Appleu2019s custom silicon. Youu2019ll ensure Apple products and services can seamlessly handle the tasks that make them beloved by millions. Join us, and youu2019ll help us innovate new cellular technologies that continually outperform the previous iterations Do you want to have an impact on every single Apple product?As an ASIC STA engineer, you will be responsible for all aspects of timing including, working with designers for timing constraints generation, helping construct/modify flows, timing analysis and timing closure. Description As an ASIC STA Engineer, you will have responsibilities spanning various aspects of SOC design: Full chip and block level timing closure ownership throughout the entire project. Generation of block and full chip timing constraints. Own timing sign-off to make sure timing requirements are met across all corners, modes, and conditions. Work closely with various multi-functional teams on resolving sophisticated timing issues for major building blocks of complex SoCs. Work on Apple SoC (System-on-Silicon) chips in deep sub-micron technologies targeted for high end mobile applications. Minimum Qualifications + BS and 10+ years of relevant industry experience. + Hands-on experience in ASIC timing constraints generation and timing closure. + Expertise in STA tools (such as Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing. + Deep understanding and experience in timing closure of various test modes such as scan shift, scan capture, atspeed and BIST testing. + Strong background in Constraint analysis and debug, using industry standard tools such as Synopsys CA (Constraint Analyzer). + Knowledge of timing corners/modes, process variations and signal integrity related issues. + Hands on experience in timing/SDC constraints generation and management. + Proficient in scripting languages (Tcl and Perl/Python). + Strong communication skills are a pre-requisite as the candidate will collaborate with a lot of diverse groups (e.g. digital design, DFT, physical design, etc.). Preferred Qualifications + MS and 8+ years of relevant industry experience. + Understand and implement improving existing methodologies and flows. Experience in reducing the number of timing signoff corners by merging different timing modes is highly desired. + Solid understanding of low-power techniques including clock gating, power gating and multi-voltage designs. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (.

Created: 2025-12-05