StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

EMIR Engineer II, Annapurna Labs - Cloud Scale Machine ...

Amazon - Cupertino, CA

Apply Now

Job Description

DescriptionOur Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SoCs that are used to power todayu2019s AI workloads in datacenters all around the world. As a Sr. SoC EMIR Engineer, youu2019ll contribute to the EMIR sign-off of our SoCs and help maintain a high bar on quality. Weu2019re searching for an experienced EMIR engineer with a proven track record of handling challenges at scale. In this role, youu2019ll be working directly with architects, designers, verification engineers, power integrity engineers and physical design experts - defining best practices in power grid design, developing test cases & vectors to model demand currents accurately, modeling & signing-off EMIR taking into account board and package impact, advancing the state-of-the-art in EMIR analysis and modeling. Key job responsibilities Design & analyze power grids Setup flows for EMIR analysis Run EMIR analysis for large subsystems, SoCs Partner with EDA tool vendors to develop / evaluate new methodologies for EMIR analysis Develop and maintain dashboards for EMIR rollups Work with designers, architects, Verification engineers and Physical Design engineers to develop vectors for IR analysis, Thermal analysis and power estimation A day in the life Depending on the state of the project, you may find yourself working on the following: Design and evaluate power grids Working with designers, architects and verification engineers to come up with worst-case vectors for power and IR analysis Root cause causes of low annotation or low switching coverage with vectors Develop & maintain dashboards to track EMIR status Root cause causes of IR drop and suggest solutions to fix Combine IR analysis of SoC with IR at board and package level (concurrent IR analysis) Do post-silicon power measurements and correlate with simulation. Innovate on ways to model VR, board and package impact on voltage drop more accurately. Partner with EDA tool vendors to develop / evaluate new methodologies for EMIR analysis About the team We are a start-up like team where no-one says

Created: 2026-03-07

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.