StaffAttract
  • Login
  • Create Account
  • Products
    • Private Ad Placement
    • Reports Management
    • Publisher Monetization
    • Search Jobs
  • About Us
  • Contact Us
  • Unsubscribe

Login

Forgot Password?

Create Account

Job title, industry, keywords, etc.
City, State or Postcode

Design for Test Engineer

Apple - Austin, TX

Apply Now

Job Description

Role Number: 200652139-0157 Summary Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldnu2019t have imagined, and now, canu2019t imagine living without. Itu2019s the diversity of those people and their ideas that inspires the innovation that runs through everything we do. Description APPLE INC has the following available in Austin, Texas. Review architecture and Design specifications. Extract design features and develop attributes and verification plans. Work with designers to verify DFT implementation and run various checks. Implement test benches, generating advised/constrained random tests. Debug failures, run RTL and gate level simulations, supervise bugs, and closing coverage. Handle schedules and support multi-functional engineering effort. Assist in verification flows, automation scripts and regressions. Work with cross functional teams to bring up test patterns and deliverables on silicon. 40 hours/week. Minimum Qualifications + Masteru2019s degree or foreign equivalent in Electrical Engineering or related field. + Experience and/or education must include: + Utilizing VLSI Design and VLSI Architecture knowledge to understand complex ASIC designs. + Using Verilog skills to debug and verify designs. + Utilizing Perl/Python or Tcl scripting to aid in automating scripts and internal tools. + Knowledge of CMOS devices and circuits. + Digital Logic Gate Analysis and Design. + Using Test Automation and Test Methodology for implementing large scale DV regressions. + Utilizing Timing Analysis to debug complex timing bugs. + Using Synthesis and Simulation to debug RTL and netlist issues. + Utilizing DFT knowledge for generating ATE patterns and ATE debug. + Using Memory Circuits knowledge for verifying memory operation behavior. Preferred Qualifications + N/A Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (.

Created: 2026-03-30

➤
Footer Logo
Privacy Policy | Terms & Conditions | Contact Us | About Us
Designed, Developed and Maintained by: NextGen TechEdge Solutions Pvt. Ltd.